Phase-Locked Loops (PLL)

PLL design, synthesis, optimization and test

Especificaciones

Idioma:Español | English | Ambos

Acotar la lista

1-2 de 2

Ordenar:

Resultados

Título/ descripción Fecha Tipo
PDF PDF 1.91 MB DesignGuides: Expert Help in the Time-to-Market Race
Agilent EEsof EDA DesignGuides data sheet 		1999-07-01 Hoja de datos
PDF PDF 245 KB Designing to Digital Wireless Specifications using Circuit Envelope Simulation
This Paper by How-Siang Yap discusses the Circuit Envelope technology developed specifically to simulate modern wireless circuits with complex digitally modulated RF signals such as CDMA and TDMA. 		1998-06-01 Descripción técnica

1-2 de 2