數位與類比設計
縮小範圍
依應用
- 高速數位解決方案 (73)
- DDR 記憶體設計與測試 (4)
- DisplayPort 設計與測試 (4)
- Ethernet 設計與測試 (3)
- 光纖通道 (2)
- HDMI 設計與測試 (3)
- MHL (2)
- PCIe 2.0/3.0、PCI Express® 的設計與測試資訊資源中心 (16)
- 序列 ATA (SATA) (9)
- 串列連接 SCSI (SAS) (6)
- USB (2.0/3.0/無線) (11)
依內容類型
依產品分類
-
所有產品分類
-
示波器、分析儀、儀錶
- 示波器 (46)
- 頻譜分析儀 (18)
- 網路分析儀 (22)
- 邏輯分析儀 (10)
- 協定分析儀與模擬器 (9)
- 專業化的RF與微波產品 (9)
- 誤碼率測試 (BERT) 解決方案 (27)
- 計頻器 (3)
- DC 功率分析儀 (1)
-
示波器、分析儀、儀錶
1-25 / 115
|
10 項提示,讓您發揮計頻器的最大功效。
透過 10 項提示,讓您能獲得最大的計頻器量測成效,以更深入瞭解架構,進行更快速的量測。
應用手冊 2008-04-18 |
|
|
USB 2.0產品認証測試的除錯考量, 應用手冊1382-3
USB 2.0產品認証測試的除錯考量, 應用手冊1382-3
應用手冊 2002-12-21 |
|
|
執行PCI Express Revision 2接收器(RX)抖動容忍度測試
執行PCI Express Revision 2接收器(RX)抖動容忍度測試
應用手冊 2009-05-18 |
|
|
改善示波器高頻主動探棒的可用性與效能。應用手冊1419-02
本應用手冊將探討三種高頻寬的主動式測試棒的構造。
應用手冊 2002-12-10 |
|
|
評估示波器的取樣率vs.取樣的詳實度:如何執行最準確的數位量測
評估示波器的取樣率vs.取樣的詳實度:如何執行最準確的數位量測
應用手冊 2009-04-24 |
|
|
10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer
10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer
應用手冊 2007-12-03 |
|
|
6 Hints for Better SATA and SAS Measurements
These 6 Hints for better SATA and SAS measurements cover Tx, Rx, Impedance and Return Loss, and Host/Device Digital testing challenges.
應用手冊 2012-02-02 |
|
|
8 Hints for Debugging and Validating High-speed Buses
8 Hints for Debugging High-speed Buses
應用手冊 2002-03-05 |
|
|
8 Hints for Debugging Siemens MCU-based Designs
A new type of instrument, the mixed signal oscilloscope (MSO), closes the gap in MCU debugging tools. The Agilent 54645D from
Hewlett-Packard combines two analog scope channels with 16 digital logic channels, so you can monitor analog and digital lines at the
same time. This MSO offers more...
應用手冊 1998-11-01 |
|
|
A Time-Saving Method for Analyzing Signal Integrity in DDR Memory Buses
This application note covers new tools and measurement techniques for characterizing and validating signal integrity of DDR (double data rate
synchronous dynamic random access memory) signals.
應用手冊 2008-09-10 |
|
|
Accurate Calibration of Receiver Stress Test Signals for PCI Express® Rev. 3.0
This paper describes the calibration of the receiver-stress signal according to the base specification of PCIe3. The calibration of the RX test signal is different from PCIe 2.0.
應用手冊 2011-06-22 |
|
|
Advanced Jitter Generation and Analysis Product Note
This product note shows how the Agilent pulse generators can be used with the DCA-J Oscilloscope.
應用手冊 2004-10-04 |
|
|
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
應用手冊 2011-09-01 |
|
|
Agilent Method of Implementation (MOI) for 10GBASE-T Ethernet Cable Tests
Agilent Method of Implementation (MOI) for 10GBASE-T Cable Tests Using Agilent E5071C ENA Option TDR
應用手冊 2013-05-21 |
|
|
Agilent Method of Implementation (MOI) for DisplayPort Cable-Connector Assembly Compliance Test
Agilent Method of Implementation (MOI) for DisplayPort Cable-Connector Assembly Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2013-02-18 |
|
|
Agilent Method of Implementation (MOI) for MHL Cables Compliance Tests
Agilent Method of Implementation (MOI) for MHL Cable Compliance Tests Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2013-02-14 |
|
|
Agilent Method of Implementation (MOI) for MIPI D-PHY Conformance Tests
Agilent Method of Implementation (MOI) for MIPI D-PHY Conformance Tests Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2011-12-01 |
|
|
Agilent Method of Implementation (MOI) for MIPI M-PHY Conformance Tests
Agilent Method of Implementation (MOI) for MIPI M-PHY Conformance Tests Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2011-12-01 |
|
|
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2012-10-16 |
|
|
Agilent Method of Implementation (MOI) for SATA RXTX Compliance Test
Agilent Method of Implementation (MOI) for SATA RXTX Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2011-01-12 |
|
|
Agilent Method of Implementation (MOI) for SATA SI Compliance Test
Agilent Method of Implementation (MOI) for SATA SI Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2011-01-12 |
|
|
Agilent Method of Implementation (MOI) for USB3.0 Cable-Connector Assembly Compliance Test
Agilent Method of Implementation (MOI) for USB3.0 Cable-Connector Assembly Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR
應用手冊 2012-12-17 |
|
|
An Overview of the Electrical Validation of 10BASE-T, 100BASE-TX, and 1000BASE-T
The technology used in these ports, commonly known as “LAN” or “NIC” ports, is usually one of the 10BASE-T, 100BASE-TX, and 1000BASE-T standards or a combination of them.
應用手冊 2011-01-11 |
|
|
Application Note 1382-4: I/O System and Chip Validation in PCI and PCI-X Systems (AN 1382-4)
Validation of computer systems and subsystems is becoming increasingly complex as input/output (I/O) systems and peripherals become more intelligent. The role of data-transfer is being delegated to the I/O systems instead of the CPU, causing data traffic to move in several directions...
應用手冊 2001-12-20 |
|
|
Application Note2: Verify if a device can stand all kinds of protocol variations
Validating servers and workstations that contain various I/O systems, various peripherals and high and low-speed devices, has become a sophisticated task.
If you are a validation engineer, you have to ensure that server products can stand all possible protocol variations; that corner cases...
應用手冊 2001-10-04 |
|
