Digital Design & Interconnect Standards
Achieve your best design with Agilent. Investigate specific solutions for high speed standards plus solutions for your high-speed digital design cycle (design, simulation, analysis, debug compliance and signal integrity) challenges.
Refine the List
retirer tout le raffinementPar application
- High-Speed Digital (7)
- DDR Memory (2)
- Serial Attached SCSI (SAS) (1)
- USB (2.0/3.0/Wireless) (1)
By Type of Content
- Document Library
- Application Notes
- Application Note (10)
- Application Notes
Par catégorie de produit
-
Toutes les catégories de produit
-
Oscilloscopes, Analyzers, Meters
-
Logic Analyzers
- 16900 Series Modular Logic Analysis Systems (1)
- 16900 Measurement Modules (1)
- 16800 Series Portable Logic Analyzers, Built-in Pattern Generator Available (2)
- Microprocessor and Bus Products (2)
- Logic Analyzer Probe Solutions (2)
- Logic Analyzer Software Applications (2)
- FPGA Design / Development Solutions (2)
- U4154A 4 Gb/s AXIe-based Logic Analyzer Module (1)
-
Logic Analyzers
-
Oscilloscopes, Analyzers, Meters
1-10 of 10
|
10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer
10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer
Application Note 2007-12-03 |
PDF
999 KB
|
|
8 Hints for Debugging and Validating High-speed Buses
8 Hints for Debugging High-speed Buses
Application Note 2002-03-05 |
PDF
2.24 MB
|
|
Debugging Parallel RapidIO Designs
Application Note 2003-01-09 |
PDF
356 KB
|
|
Designing and Validating High-Speed Memory Buses (AN 1382-2)
DDR SDRAM (double data rate synchronous dynamic random access memory) is quickly becoming an accepted technology in the PC (personal computer) industry. Its low cost, high performance, and increasingly wide availability make it very desirable for PC memory buses and embedded designs such as high...
Application Note 2001-12-20 |
PDF
1.51 MB
|
|
Improve Your Time-to-Insight:Debugging Intermittent Memory Failures in DDR and DDR2 Systems
Application Note 1575
Application Note 2006-04-14 |
PDF
120 KB
|
|
InfiniBand System Level Debugging (AN 1382-1)
This application note is written for R & D engineers developing InfiniBand processors and InfiniBand system designers and integrators. It covers key concepts underlying system-level debug and validation of InfiniBand systems.
Application Note 2004-03-17 |
PDF
2.10 MB
|
|
Passively Probing an InfiniBand System with an Agilent 16700 Series Logic Analysis System
Passively Probing an InfiniBand with Agilent 16700 Series Logic Analysis System
Application Note 2004-03-05 |
PDF
588 KB
|
|
Planning Your Design for Debug: FPGA Dynamic Probe
Application Note 2005-01-26 |
|
|
Saving Time with Multiple-Channel Signal Integrity Measurements, (AN 1382-8)
System complexity continues to grow exponentially. This results in more buses with more high-speed signals, which translates into more chances of signal integrity problems. Complex protocols, varying data payloads, and multiple operating modes create more opportunities for signal integrity to be...
Application Note 2002-03-14 |
PDF
1.29 MB
|
|
Soft Touch Connectorless Logic Analyzer Probes
Application Note 2011-03-14 |
Enroll in myAgilent
Register Your Product
Why Buy Agilent