Contact an Expert

Digital Design & Interconnect Standards

Achieve your best design with Agilent. Investigate specific solutions for high speed standards plus solutions for your high-speed digital design cycle (design, simulation, analysis, debug compliance and signal integrity) challenges.

Explore YouTube Videos

What's New

Related Links

High Speed Digital Webcasts- Current and upcoming DDR and Memory webcasts

Refine the List

remove all refinements

By Application

By Type of Content

By Product Category

All Product Categories
- Software
  - Agilent EEsof EDA Software (26)
  - Application Software for Instruments (16)
  - Agilent VEE (1)
  - Wireless Test Managers (1)

26-41 of 41

Overcome High Speed Digital Design Challenges Webcast Series Series of live and on-demand webcasts Webcast - recorded
Overcome PI Challenges on Perforated Power/Groung Planes This presentation explains a different approach that's applicable to PI analysis on cost reduced consumer boards whose power/ground planes are perforated with signal traces. Seminar Materials 2012-01-19	PDF 2.30 MB
PCI Express(R) 3.0 Strategies for Transmitter and Receiver Validation Originally broadcast Feb 10, 2011 Webcast - recorded
Physical Layer design challenges for PCI Express® 3.0 and 2.0 designs You will learn advanced techniques for PCI Express phy-layer validation covering the latest PCIe 3.0 specification requirements as well as practical extensions to PCIe 2.0 and 1.1 designs. This seminar analyzes transmitter and receiver performance. Webcast - recorded
Signal Integrity Design Using Channel Simulation and EM Co-design The materials in this self-guided workshop will show you the “what if” design space exploration workflow that our new statistical eye diagram channel simulator enables Seminar Materials 2010-04-21
Signal Integrity: Include Post-layout PCB Artwork into your Eye Diagram and BER Contour Simulation Originally broadcast May 5, 2010. Part of the Series: Signal Integrity for High Speed Digital Interconnects. Webcast - recorded
Successful High Speed Digital Design with ADS, EMPro, and SystemVue The materials in this self-guided workshop will show you the latest high speed digital capabilites in ADS 2011. Seminar Materials 2011-09-29
SuperSpeed USB 3.0 Validation and Compliance Testing Challenges Originally broadcast May 18, 2011; Webcast - recorded
Test and Measurement Course Calendar for India List of Test and Measurement courses offered in India Classroom Training
Tips to Debugging DDR 1, 2 and 3 Physical and Protocol Layer Issues webcast Training Materials 2009-01-06
Understanding Cross Modulation Effects in a Full Duplex LTE Transceiver Originally broadcast July 22, 2010 Webcast - recorded
Understanding DDR4 AC Timing Parametrics Webcast Original broadcast March 20, 2013 Webcast - recorded
USB 3.0 Physical Layer Test Challenges: Gen3 and Beyond Webcast Live broadcast June 13, 2013; 10am Pacific / 1pm Eastern Webcast
Using IBIS AMI Models as ‘Executable Data sheets’ in High Speed Digital Interconnect Simulations Originally broadcast Sept 9, 2010. Part of the Series: Signal Integrity for High Speed Digital Interconnects. Webcast - recorded
What on Earth is Jitter Amplification, and Why Should I Care Webcast Original broadcast April 9, 2013 Webcast - recorded
Which EM Solver Should I Use? Originally broadcast June 15, 2010 Webcast - recorded