DDR Memory Design & Test
Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) is implemented in several forms today – the original DDR (also called DDR1), DDR2 which improved performance and lowered power consumption, DDR3 with even better performance, and low-power DDR (LPDDR), that is targeted for mobile devices.
Agilent is an active member of JEDEC, with consistent participation in workshops and specification issues. These resources you find here will provide you with an overview of DDR design, understand the latest measurement techniques, and illustrate design and debug approaches.
Use the matrix below to discover specific solutions for your DDR needs.
| Simulation | Functional Test (Oscilloscope) | Validation (Logic Analyzers) | Probing Solutions | |
|---|---|---|---|---|
| DDR2 | Learn more | Learn more | Learn more | Learn more |
| DDR3 | Learn more | Learn more | Learn more | Learn more |
| DDR4 | Planned | Learn more | Learn more | |
| LPDDR2 | Learn more | Learn more | Learn more | |
| LPDDR3 | Planned | Learn more | Learn more | |
| GDDRS | Planned | Learn more | ||
| UFS | Learn more |
Refine the List
By Type of Content
- Document Library
- Demos
- Demo (2)
- Product Tour (1)
- Demos
Par catégorie de produit
1-3 of 3
|
DDR 1, 2 and 3 solutions Video
Includes probing methods, read/write separation technique and automated JEDEC compliance measurements with Infiniium Series oscilloscopes.
Demo 2007-12-27 |
|
|
Flexibility of Agilent's InfiniiMax Probe System
This 10-minute video provides some very practical
Product Tour 2004-11-22 |
|
|
Probe loading
Probe loading
Demo 2005-12-22 |
|
