DDR Memory Design & Test
Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) is implemented in several forms today – the original DDR (also called DDR1), DDR2 which improved performance and lowered power consumption, DDR3 with even better performance, and low-power DDR (LPDDR), that is targeted for mobile devices.
Agilent is an active member of JEDEC, with consistent participation in workshops and specification issues. These resources you find here will provide you with an overview of DDR design, understand the latest measurement techniques, and illustrate design and debug approaches.
Use the matrix below to discover specific solutions for your DDR needs.
| Simulation | Functional Test (Oscilloscope) | Validation (Logic Analyzers) | Probing Solutions | |
|---|---|---|---|---|
| DDR2 | Learn more | Learn more | Learn more | Learn more |
| DDR3 | Learn more | Learn more | Learn more | Learn more |
| DDR4 | Planned | Learn more | Learn more | |
| LPDDR2 | Learn more | Learn more | Learn more | |
| LPDDR3 | Planned | Learn more | Learn more | |
| GDDRS | Planned | Learn more | ||
| UFS | Learn more |
Refine the List
By Type of Content
- Seminar (2)
By Product Category
-
All Product Categories
-
Oscilloscopes, Analyzers, Meters
- EMI/EMC, Phase Noise, Physical Layer Test Systems
-
Oscilloscopes, Analyzers, Meters
1-2 of 2
|
Eventi di Agilent Italia
Benvenuti nella pagina degli eventi di Agilent Italia
Seminar |
|
|
Test & Measurement events in Europe, Middle East & Africa
Test & Measurement events in Europe, the Middle East, and Africa - seminars, trade shows, user group meetings, webcasts, tutorials and conferences.
Seminar |
