锁相环
使用完整的系列设计及仿真工具，设计、合成和仿真锁相环（PLL）及频率合成器。 确保能够达到关键性能标准并可靠地进行产品制造。 可使用 Agilent EDA 软件产品，例如先进设计系统（ADS）、GoldenGate RFIC 仿真器和/或 Genesys，研究并优化关键特性（例如设置时间和相位噪声），以获得卓越的性能。
在完成设计后，您可以使用安捷伦测试测量设备（例如信号源分析仪、示波器和频谱分析仪）测量和验证设计原型和产品。
E5052B SSA 信号源分析仪可为 PLL/VCO 设计和制造提供快速精确的测量，有助于在较短交付周期内生产出高质量的盈利产品。 仅使用这一综合解决方案，您即可对相位噪声、AM 噪声、锁定时间、VCO 调谐性能、谐波、直流电源噪声进行测量。
去除所有优化1-10 / 10
|
在绘制前，锁相环需经过电荷泵、高效率 N 分频和抽取
This Application Note shows an approach for designing a phase locked loop (PLL) that uses a charge pump, High Divide-by-N Factors, and Decimation before Plotting.
应用说明 2001-03-20 |
|
|
提高 PLL 设计效率--从自动运行的 VCO 表征到闭环 PLL 测量
This application note describes introduces practical solutions for VCO/PLL performance evaluation and gives actual examples of parameter measurements using the E5052B.
应用说明 2008-11-24 |
|
|
表征颤噪效应/相位突变的锁相环信号瞬变行为
This paper discusses how Agilent's Signal Source Analyzer helps you to identify unwanted phase-locked-loop transition "phase-hits", and achieve easy, comprehensive and accurate phase-locked-loop characterization in both linear and nonlinear regions.
应用说明 2008-10-02 |
|
|
设计和测量 400 MHz 频率合成器： 精度验证
This Application Note explains the 400 MHz PLL design with examples and hence giving the engineer a powerful effective tool for designing real PLLs.
应用说明 2001-11-05 |
|
|
针对 PLL，ADS 可以仿真什么？ （需要登录）
This page covers simulating phase-locked loops using Advanced Design System (ADS).
应用说明 2011-03-15 |
|
|
Analyzing Phase-Locked Loop Capture and Tracking Range (AN 358-13)
This Application Note is for information only. Agilent no longer sells or supports these products.
应用说明 1990-10-01 |
PDF
667 KB
|
|
Analyzing Phase-Locked Loop Transients in the Modulation Domain (AN 358-7)
This Application Note is for information only. Agilent no longer sells or supports these products.
应用说明 1989-10-01 |
PDF
658 KB
|
|
Optimizing VCO/PLL evaluations and PLL synthesizer designs AN 1330-1
This application note clarifies the role and performance requirements of the synthesized oscillator used in wireless communication equipment, and introduces our test solution for VCO/PLL evaluation.
应用说明 2000-09-01 |
PDF
1.04 MB
|
|
Simplified Analysis of Phase-Locked Loop Capture and Tracking Range (AN 1200-7)
The Agilent 53310A's ability to measure and display a signal's continuous frequency over time makes dynamic frequency analysis of PLLs easy. A direct measure of the PLL's capture and tracking range is obtained by monitoring the output frequency while the PLL is forced to go in and out of lock. A...
应用说明 2000-08-01 |
|
|
The RC Charge Pump: A Versatile RF Library circuit for PLL’s and Beyond
This Application Note describes the RC Charge Pump; a Versatile RF Library circuit for Phase Locked Loops (PLL’s). Logic gate delays and a diode amplitude demodulator are also possible with this charge-pump.
应用说明 1998-03-19 |
PDF
941 KB
|
登录 myAgilent
注册产品
为何选择安捷伦