信號完整度
使用先進的信號完整度工具訂定下一代測試流程
不論您是單獨執行信號完整度分析，或是在進行數位設計過程中分析信號完整度，安捷倫提供的完整工具可協助您找出目前的問題，並避免未來可能出現的挑戰。安捷倫是協助您實現最佳設計的推手。
1-21 / 21
|
DDR4 TdiVW/VdiVW Bit Error Rate Measurement or Understanding Bit Error Rate
Importance of making BER measurement calculations to form a statistical measurement of total jitter to understand the design's data valid window result and design error rates.
應用手冊 2013-01-24 |
PDF
1.65 MB
|
|
High Speed Digital Design with Advanced Design System
This brochure describes 3 ADS suites of applicable simulators, libraries, and capabilities for signal integrity engineers.
型錄 2012-11-02 |
PDF
1.65 MB
|
|
ADS W2302EP/ET, W2500EP/ET, and W2312EP/ET Transient Convolution Products
Advanced Design System W2302EP/ET Transient Convolution Element, W2500EP/ETTransient Convolution GT Option, and W2312EP/ET Transient Convolution Distributed Computing 8-pack
型錄 2012-10-30 |
PDF
1.31 MB
|
|
Transforming Oscilloscope Acquisitions for De-Embedding, Embedding and Simulating Channel Effects
Covers fundamentals of understanding the design parameters, the various methods of data acquisition and implementing the results into a first-class design
應用手冊 2012-03-05 |
|
|
Effective Reflection Characterization for Active Devices Using ENA Option TDR Application Note
This application note describes Hot TDR measurement, which is an effective characterization method for the reflection of transmitter and receiver.
應用手冊 2012-01-12 |
|
|
Pinpoint. Optimize. Deliver. Cut through the challenges of gigabit digital designs
Brochure shows Agilent’s high-speed digital solution set , a range of essential tools, measurement and simulation—that will help cut through the challenges of gigabit digital designs.
型錄 2011-08-25 |
PDF
4.33 MB
|
|
Agilent EEsof EDA Premier Communications Design Software
Agilent EEsof EDA premier communications design software product overview brochure.
型錄 2011-08-03 |
PDF
1.92 MB
|
|
Understanding the Kramers-Kronig Relation Using A Pictorial Proof
The Kramers-Kronig relation lets us build a causal time-domain model from bandlimited s-parameters. This pictorial proof aids understanding of the physics of causality and hence the validity of this approach.
應用手冊 2010-03-31 |
|
|
Using ADS for Signal Integrity Optimization
This white paper shows how to replace a multi-dimensional sweep of a long running PRBS time-domain simulation (including manual data evaluation) by short, channel-pulse characterization in the Advanced Design System to efficiently optimize a channel.
應用手冊 2009-10-19 |
|
|
Preselector Tuning for Amplitude Accuracy in Microwave Spectrum Analysis
This 8 page application note introduces the technique for broadband modulated signals employed in the new MXA signal analyzer.
應用手冊 2009-08-14 |
|
|
Measuring Jitter in Digital Systems (AN 1448-1)
Measuring jitter and how to calculate total jitter.
應用手冊 2008-01-30 |
PDF
1.91 MB
|
|
Signal Integrity Analysis Series Part 3: The ABCs of De-Embedding
This Application Note focuses on Part 3: The ABCs of De-Embedding explaining different de-embedding techniques & shows how to minimize fixture effects for best results.
應用手冊 2007-07-01 |
PDF
2.44 MB
|
|
Signal Integrity Analysis Series Part 2: 4-Port TDR/VNA/PLTS
This Application Note focuses on part 2: those which use a 4-port TDR/VNA/PLTS.
應用手冊 2007-02-21 |
PDF
2.75 MB
|
|
Signal Integrity Analysis Series Part 1: Single-Port TDR, TDR/TDT, & 2-Port TDR
This Application Note focuses on part 1: those which use a single-port TDR, those which use TDR/TDT, and those which use 2-port TDR.
應用手冊 2007-01-01 |
PDF
3.50 MB
|
|
Using Clock Jitter Analysis to Reduce BER in Serial Data Applications
This Application Note emphasizes on the emerging techniques for reference clock jitter analysis from the perspective of oscillator physics, phase noise theory, and serial data technology.
應用手冊 2006-12-01 |
PDF
1.15 MB
|
|
Designing High Speed Backplanes Utilizing Physical Layer Test System
This Application Note focuses on the problems introduced into the backplane assembly design by the many linear passive components that create reflections due to impedance discontinuities.
應用手冊 2006-01-18 |
|
|
Limitations and Accuracies of Time and Frequency Domain Analysis of Physical Layer Devices
應用手冊 2005-11-01 |
PDF
2.83 MB
|
|
Agilent EEsof EDA Customer Support Brochure
型錄 2005-02-01 |
PDF
397 KB
|
|
Understanding Signal Integrity
This is a technical note that was featured in the AMS Newsletter, Volume 1, Issue 2. This technical note discusses the problems that engineers have with signal integrity and solutions to help address the problems.
應用手冊 2002-04-18 |
PDF
287 KB
|
|
8 Hints for Debugging and Validating High-speed Buses
8 Hints for Debugging High-speed Buses
應用手冊 2002-03-05 |
PDF
2.24 MB
|
|
S-Parameter Techniques for Faster, More Accurate Network Design (AN 95-1)
This Application Note is for information only. Agilent no longer sells or supports these products.
應用手冊 1967-02-01 |
PDF
3.10 MB
|
註冊myAgilent
註冊您的產品
為何選擇向安捷倫採購