Phase-Locked Loops (PLL)
PLL design, synthesis, optimization and test
技术指标
-
Designing to Digital Wireless Specifications using Circuit Envelope Simulation
1998-06-01 |
PDF 245 KB
-
DesignGuides: Expert Help in the Time-to-Market Race
1999-07-01 |
PDF 1.91 MB
1-2 / 2
产品手册与促销信息
-
Agilent EEsof EDA Customer Support Brochure
2005-02-01 |
PDF 397 KB
- Premier RF/Microwave Mixed-Signal Simulation Software
1-2 / 2