Contact an Expert

Digital Design & Interconnect Standards

Achieve your best design with Agilent. Investigate specific solutions for high speed standards plus solutions for your high-speed digital design cycle (design, simulation, analysis, debug compliance and signal integrity) challenges.

Explore YouTube Videos 

What's New

Related Links

Refine the List

remove all refinements

By Application

By Type of Content

By Product Category

1-25 of 114

Sort:
10 Hints for Getting the Most from your Frequency Counter 
Maximize the results you get from your frequency counter through 10 hints from better from understanding the architecture to making faster measurements.

Application Note 2008-04-18

PDF PDF 263 KB
Languages 
10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer 
10 Reasons to Upgrade to a 16800 or 16900 Series Logic Analyzer

Application Note 2007-12-03

PDF PDF 999 KB
Languages 
6 Hints for Better SATA and SAS Measurements 
These 6 Hints for better SATA and SAS measurements cover Tx, Rx, Impedance and Return Loss, and Host/Device Digital testing challenges.

Application Note 2012-02-02

PDF PDF 1.59 MB
8 Hints for Debugging and Validating High-speed Buses 
8 Hints for Debugging High-speed Buses

Application Note 2002-03-05

PDF PDF 2.24 MB
8 Hints for Debugging Siemens MCU-based Designs 
A new type of instrument, the mixed signal oscilloscope (MSO), closes the gap in MCU debugging tools. The Agilent 54645D from Hewlett-Packard combines two analog scope channels with 16 digital logic channels, so you can monitor analog and digital lines at the same time. This MSO offers more...

Application Note 1998-11-01

PDF PDF 736 KB
A Time-Saving Method for Analyzing Signal Integrity in DDR Memory Buses 
This application note covers new tools and measurement techniques for characterizing and validating signal integrity of DDR (double data rate synchronous dynamic random access memory) signals.

Application Note 2008-09-10

PDF PDF 792 KB
Languages 
Accurate Calibration of Receiver Stress Test Signals for PCI Express® Rev. 3.0 
This paper describes the calibration of the receiver-stress signal according to the base specification of PCIe3. The calibration of the RX test signal is different from PCIe 2.0.

Application Note 2011-06-22

PDF PDF 4.82 MB
Languages 
Advanced Jitter Generation and Analysis Product Note 
This product note shows how the Agilent pulse generators can be used with the DCA-J Oscilloscope.

Application Note 2004-10-04

PDF PDF 549 KB
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper 
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper

Application Note 2011-09-01

PDF PDF 2.20 MB
Agilent Method of Implementation (MOI) for DisplayPort Cable-Connector Assembly Compliance Test 
Agilent Method of Implementation (MOI) for DisplayPort Cable-Connector Assembly Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2013-02-18

PDF PDF 1.29 MB
Agilent Method of Implementation (MOI) for MHL Cables Compliance Tests 
Agilent Method of Implementation (MOI) for MHL Cable Compliance Tests Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2013-02-14

PDF PDF 1.76 MB
Languages 
Agilent Method of Implementation (MOI) for MIPI D-PHY Conformance Tests 
Agilent Method of Implementation (MOI) for MIPI D-PHY Conformance Tests Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2011-12-01

PDF PDF 920 KB
Agilent Method of Implementation (MOI) for MIPI M-PHY Conformance Tests 
Agilent Method of Implementation (MOI) for MIPI M-PHY Conformance Tests Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2011-12-01

PDF PDF 918 KB
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test 
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2012-10-16

PDF PDF 1.62 MB
Agilent Method of Implementation (MOI) for SATA RXTX Compliance Test 
Agilent Method of Implementation (MOI) for SATA RXTX Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2011-01-12

PDF PDF 1.19 MB
Agilent Method of Implementation (MOI) for SATA SI Compliance Test 
Agilent Method of Implementation (MOI) for SATA SI Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2011-01-12

PDF PDF 1.41 MB
Agilent Method of Implementation (MOI) for USB3.0 Cable-Connector Assembly Compliance Test 
Agilent Method of Implementation (MOI) for USB3.0 Cable-Connector Assembly Compliance Test Using Agilent E5071C ENA Network Analyzer Option TDR

Application Note 2012-12-17

PDF PDF 1.82 MB
An Overview of the Electrical Validation of 10BASE-T, 100BASE-TX, and 1000BASE-T 
The technology used in these ports, commonly known as “LAN” or “NIC” ports, is usually one of the 10BASE-T, 100BASE-TX, and 1000BASE-T standards or a combination of them.

Application Note 2011-01-11

PDF PDF 1.21 MB
Languages 
Application Note 1382-4: I/O System and Chip Validation in PCI and PCI-X Systems (AN 1382-4) 
Validation of computer systems and subsystems is becoming increasingly complex as input/output (I/O) systems and peripherals become more intelligent. The role of data-transfer is being delegated to the I/O systems instead of the CPU, causing data traffic to move in several directions...

Application Note 2001-12-20

PDF PDF 920 KB
Languages 
Application Note2: Verify if a device can stand all kinds of protocol variations 
Validating servers and workstations that contain various I/O systems, various peripherals and high and low-speed devices, has become a sophisticated task. If you are a validation engineer, you have to ensure that server products can stand all possible protocol variations; that corner cases...

Application Note 2001-10-04

PDF PDF 556 KB
Application Note4: Read and write register values of your device before a driver is available 
The Agilent PCI/PCI-X Exerciser, a combination of testcard and software, simplifies the task of reading values from (peek) and writing values into (poke) registers or memory before a driver is available. Aims of this Application Note To show how to access registers of a device before a...

Application Note 2001-10-05

PDF PDF 363 KB
Automated PCI Express Receiver Compliance Test and Characterization with N5990A 
This product note shows how to use the test automation software platform to verify and debug your PCI Express bus designs. As an example, a multi-lane add-in card is used.

Application Note 2006-08-29

PDF PDF 444 KB
Automated USB 2.0 Receiver Compliance Test and Characterization with the Agilent N5990A 
Automated USB 2.0 Receiver Compliance Test and Characterization with the Agilent N5990A Software Platform: 8 pages

Application Note 2007-01-31

PDF PDF 272 KB
Benefits of using PCI Express 2.0. 
An overview of the main features and benefits of using PCI Express 2.0

Application Note 2008-10-17

PDF PDF 764 KB
Boosting PLL Design Efficiency From free-running VCO characterizations to closed-loop PLL evaluation 
This application note describes introduces practical solutions for VCO/PLL performance evaluation and gives actual examples of parameter measurements using the E5052B.

Application Note 2008-11-21

PDF PDF 2.91 MB
Languages 

1 2 3 4 5 Next