Digital Design & Interconnect Standards
Achieve your best design with Agilent. Investigate specific solutions for high speed standards plus solutions for your high-speed digital design cycle (design, simulation, analysis, debug compliance and signal integrity) challenges.
Affiner la liste
Par application
-
Toutes les applications
- PCI Express®
Par type de contenu
- Bibliothèque
- Notes d’application
- Notes d’application (16)
- Notes d’application
Par catégorie de produit
-
Toutes les catégories de produit
- Oscilloscopes, Analyzers, Meters
1-16 sur 16
|
Accurate Calibration of Receiver Stress Test Signals for PCI Express® Rev. 3.0
This paper describes the calibration of the receiver-stress signal according to the base specification of PCIe3. The calibration of the RX test signal is different from PCIe 2.0.
Notes d’application 2011-06-22 |
|
|
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
Notes d’application 2011-09-01 |
|
|
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test Using Agilent E5071C ENA Network Analyzer Option TDR
Notes d’application 2012-10-16 |
|
|
Automated PCI Express Receiver Compliance Test and Characterization with N5990A
This product note shows how to use the test automation software platform to verify and debug your PCI Express bus designs. As an example, a multi-lane add-in card is used.
Notes d’application 2006-08-29 |
|
|
Benefits of using PCI Express 2.0.
An overview of the main features and benefits of using PCI Express 2.0
Notes d’application 2008-10-17 |
|
|
Crossing the Digital-Analog Divide - White Paper
This white paper helps to better understand how to cope with the physical nature of signals that we might prefer to think of as bits, nibbles and bytes, let's start with an ideal digital waveform.
Notes d’application 2012-05-02 |
|
|
Forward Clocking - Receiver (RX) Jitter Tolerance Test with J-BERT N4903B High-P
This document describes the requirements for forward clocking topology RX Jitter tolerance testing.
Notes d’application 2009-03-24 |
|
|
How to Pass Receiver Test According to PCI Express® 3.0 CEM Specification
This paper provides insight into the calibration method and tests, as well as the tools available. The biggest change between PCIe 2.x and rev. 3.0 is that RX test on cards will now be normative.
Notes d’application 2011-11-30 |
|
|
Integrated Debugging-A New Approach to Troubleshooting Your Designs with Real-Time Oscilloscopes
Traditional debugging can be time consuming and inefficient. With Agilent Infiniium oscilloscopes,
“integrated debugging” is a reality, and it leads you directly to the root cause of problems.
Notes d’application 2008-01-30 |
|
|
PCI Express Receiver Design Validation Test with 81134A / 81250A
Describes functional validation and compliance and stress tests for PCI Express receiver design
Notes d’application 2005-03-18 |
|
|
PCI Express Transmitter Electrical Validation and Compliance Testing - Application Note
This application note is intended for digital designers and developers validating electrical
performance of PCI Express-based designs and working toward electrical compliance of PCI Express products.
Notes d’application 2011-10-28 |
|
|
PCI Express® Revision 2 - Receiver Testing With J-BERT N4903A and 81150A Pulse
Notes d’application 2008-12-03 |
|
|
PCIe Revision 2 Receiver Jitter Tolerance Testing with J-BERT N4903B
This document focuses on physical layer testing of the transmitter (TX) and receiver (RX) ports of PCI EXPRESS® (PCIe) devices.
Notes d’application 2006-01-30 |
|
|
Precision Waveform Analysis for High-Speed Digital Communications Technical Overview
his document will discuss the Agilent 86108A precision waveform analyzer plug-in module with the Agilent 86100C DCA-J sampling oscilloscope mainframe for accurate analysis of high-speed digital communications signals.
Notes d’application 2008-04-17 |
|
|
Strategies for Debugging Serial Bus Systems with Infiniium Oscilloscopes
This application note discusses the challenges associated with and new solutions for debugging serial bus designs including PCI-Express Generation 1, Inter Integrated Circuit (I2C), Serial Peripheral Interface (SPI), or Universal Serial Bus (USB)
Notes d’application 2009-06-01 |
|
|
Upgrade to PCI Express 2.0© Receiver Test
The 15431A is a filter set for the 81150A. It generates the random jitter profile for testing PCI Express 2.0 receivers, to be used in conjunction with the N4903A. This fact sheet explains the upgrade.
Notes d’application 2008-10-24 |
|
