Contact an Expert

Digital Design & Interconnect Standards

Achieve your best design with Agilent. Investigate specific solutions for high speed standards plus solutions for your high-speed digital design cycle (design, simulation, analysis, debug compliance and signal integrity) challenges.

Explore YouTube Videos

What's New

Related Links

High Speed Digital Webcasts- Current and upcoming DDR and Memory webcasts

Refine the List

remove all refinements

By Application

All Applications
- High-Speed Digital
  - Design and Simulation of High-Speed Digital (7)

By Type of Content

Document Library
- Articles & Case Studies
  - Case Study (2)
  - Journal (1)
  - Article (2)
  - Newsletter (2)

By Product Category

All Product Categories
- Software
  - Agilent EEsof EDA Software (7)

1-7 of 7

Agilent EEsof EDA Newsletter - Product and Application News Keep tabs on the latest product and application news and review the archives of the Agilent EEsof EDA Newsletter. Newsletter 2013-06-11
Follow Agilent EEsof EDA on Twitter! Twitter enables you to keep current on news and updates with Agilent EEsof through the exchange of quick, frequent answers to one simple question: What are you doing? Newsletter 2010-03-04
Inphi Delivers Memory Interface Chip for DDR3-1600 Using Advanced Design System This Success Story details how Inphi delivered memory interface chip for DDR3-1600 using Agilent’s Advance Design System (ADS). Case Study 2009-03-12	PDF 196 KB
Practical Analysis of Backplane Vias - White Paper This paper describes the methodology of using measurements on a test vehicle to build a high bandwidth, scalable model of long vias which includes the through and stub effects which can be used for system simulation. Case Study 2009-04-20	PDF 847 KB
S-parameters Without Tears This article explains s-parameter theory and shows how to create accurate, delay-causal, and passive time-domain models by combining band-limited s-parameter data with knowledge about the physical characteristics of a component. Journal 2010-01-25
Signal Integrity Analysis and Simulation Tools include IBIS Models This Article describes the types of models that need to be taken together for high-speed signal integrity analysis, and illustrates their use in a simulation of a high-speed memory circuit. Article 2004-09-01	PDF 411 KB
Signal Integrity Simulation of PCI Express Gen 2 Channel Article reprint from XrossTalk Magazine, Janurary 2009, author Jason Boh. Article 2009-03-23	PDF 1.81 MB