High-Speed Digital
- Design & Simulation: Download the Quick Start Guide
- Analysis & Debug: Download the Debugging application note
- Compliance: Visit the compliance web page
- Signal Integrity: Link to the PLTS technical overview
In digital standards, every generational change puts new risks in your path. We see it firsthand when creating our products and working with engineers like you. Agilent’s solution set for high-speed digital test is a combination of instrumentation and broad expertise built on our ongoing involvement with industry experts. By sharing our latest experiences, we can help anticipate challenges and accelerate your ability to create products you’ll be proud of. Agilent - achieve your best design.
Navigate the entire design cycle
Explore this web site for solutions within all four stages of the design cycle as well as the crucial—and integral—field of signal integrity analysis.
Refine the List
By Application
- Signal Integrity (21)
- Design and Simulation of High-Speed Digital (75)
- High-Speed Digital Analysis (42)
- Debugging High-Speed Digital Signals (16)
- Compliance for High-Speed Bus and Serial Interconnects (19)
By Type of Content
- Specifications (4)
- Application Notes (102)
- Brochures & Competitive Overviews (18)
- Selection & Configuration Guides (1)
- Soluzioni (1)
- Demos (10)
- Articles & Case Studies (9)
- Press Releases (24)
By Product Category
1-25 of 169
|
Agilent EEsof EDA Newsletter - Product and Application News
Keep tabs on the latest product and application news and review the archives of the Agilent EEsof EDA Newsletter.
Newsletter 2013-05-14 |
|
|
USB 2.0 Compliance Testing with Infiniium Oscilloscopes - Application Note
This Application Note discusses the Agilent solution for the USB 2.0 test suite. The Agilent solution is the only one-box solution that uses the official USB-IF scripts for precompliance ans compliance testing.
Application Note 2013-05-10 |
PDF
2.02 MB
|
|
Momentum Overview
Overview video of Agilent Momentum, the gold standard in 3D planar electromagnetic simulation that enables your design of optimum laminar structures.
Demo 2013-05-08 |
|
|
ClioSoft Announces the Integration of SOS Design Data Management with Advanced Design System
ClioSoft's integrated solution offers ADS users seamlessly integrated revision control and enterprise design data management
Press Materials 2013-05-07 |
|
|
Press Releases for N5990A
Press Releases for N5990A
Press Materials 2013-05-06 |
|
|
High Speed Digital Design and Simulation Videos on YouTube
Agilent EEsof EDA's High Speed Digital Design and Simulation video playlist on YouTube.
Demo 2013-04-19 |
|
|
EDA Support Services
Agilent Support Services for EDA Products offers customers several benefits otherwise not available. This service is designed to help you get the most out of your software purchases.
Brochure 2013-04-09 |
PDF
128 KB
|
|
Agilent Technologies Launches Recognition Program for EDA Experts
Agilent launches its Agilent Certified Expert recognition program for EDA experts. Eligible participants include individuals demonstrating a high level of expertise-both theoretical and practical-in applying Agilent EEsof EDA tools for product design and modeling.
Press Materials 2013-03-12 |
|
|
Agilent Technologies Commits $90 Million Gift of Software to Georgia Institute of Technology
Agilent announces the largest in-kind software donation ever in its longstanding relationship with the Georgia Institute of Technology.
Press Materials 2013-02-04 |
|
|
Agilent Technologies and SiSoft Introduce Pre-Standard IBIS-AMI Modeling Guide
Agilent and Signal Integrity Software, Inc. (SiSoft) announce guidelines that enable system designers to use advanced jitter and broadband analog capabilities when modeling high-speed serial devices.
Press Materials 2013-01-29 |
|
|
DDR4 TdiVW/VdiVW Bit Error Rate Measurement or Understanding Bit Error Rate
Importance of making BER measurement calculations to form a statistical measurement of total jitter to understand the design's data valid window result and design error rates.
Application Note 2013-01-24 |
PDF
1.65 MB
|
|
Agilent Technologies to Demonstrate Newest High-Speed Digital Design and Test Solutions at DesignCon
Agilent announces it will demonstrate its high-speed digital design and test solutions at DesignCon, Jan. 28- 31, at the Santa Clara Convention Center (Booth 201).
Press Materials 2013-01-15 |
|
|
DDR Memory Design and Test – A Better Way
Agilent offers the complete solutions for all areas of DDR design, meeting your needs for electrical physical layer, protocol layer, and functional test.
Brochure 2012-12-19 |
PDF
5.17 MB
|
|
DDR Memory Design and Test Overview
Brief overview of Agilent solutions for DDR design and test.
Brochure 2012-12-19 |
PDF
1.14 MB
|
|
Electrical Redriver Modeling Solution to Solve Key Challenges in Designing Chip-to-Chip Links
Agilent introduces a redriver modeling solution designed to quickly and accurately solve the challenge posed by signal distortion in multigigabit-per-second systems.
Press Materials 2012-11-05 |
|
|
High Speed Digital Design with Advanced Design System
This brochure describes 3 ADS suites of applicable simulators, libraries, and capabilities for signal integrity engineers.
Brochure 2012-11-02 |
PDF
1.65 MB
|
|
Frequency Domain Analysis of Jitter Amplification in Clock Channels
Clock channel jitter amplification factor in terms of transfer function or S-parameters is derived. Amplification is shown to arise from smaller attenuation in jitter lower sideband than in the fundamental. Amplification scaling with loss is obtained.
Application Note 2012-11-01 |
PDF
257 KB
|
|
ADS W2302EP/ET, W2500EP/ET, and W2312EP/ET Transient Convolution Products
Advanced Design System W2302EP/ET Transient Convolution Element, W2500EP/ETTransient Convolution GT Option, and W2312EP/ET Transient Convolution Distributed Computing 8-pack
Brochure 2012-10-30 |
PDF
1.31 MB
|
|
Agilent Technologies to Demonstrate High-Speed Digital Design Solutions at EPEPS
Agilent announces it will demonstrate its high-speed digital design solutions at EPEPS 2012, Oct. 22-23, at the Tempe Mission Palms Hotel, in Tempe, Ariz.
Press Materials 2012-10-22 |
|
|
Explore the SERDES Design Space Using the IBIS AMI Channel Simulation Flow
Simulation of modern chip-to-chip links requires you abandon the SPICE-based approach and adopt a new approach based on an IBIS AMI channel simulation flow.
Application Note 2012-09-21 |
PDF
467 KB
|
|
STATS ChipPAC Launches QFN Package Design Kit for Agilent Technologies’ Advanced Design System
STATS ChipPAC announces the launch of its Quad Flat No-Lead (QFN) package design kit for ADS.
Press Materials 2012-09-12 |
|
|
The Power of S-Parameters for High Speed Digital Design Tutorial
Learn to use S-parameters for high-speed digital designs with this video tutorial.
Promotional Materials 2012-09-07 |
|
|
S-parameter Series: Practical Application of the InfiniiSim Waveform Transformation Toolset Applicat
Presents and addresses five of the most common problems that confront engineers when trying to measure performance on high speed links, using an oscilloscope.
Application Note 2012-08-21 |
|
|
Agilent to Demonstrate Test Solutions at International Symposium on Electromagnetic Compatibility
Agilent will demonstrate its test solutions at the IEEE International Symposium on Electromagnetic Compatibility in Pittsburg, Aug. 5-10, 2012.
Press Materials 2012-07-18 |
|
|
W1714 SystemVue AMI Modeling Kit / W1713 SystemVue SerDes Model Library
This datasheet provides an overview of the W1714 SystemVue AMI Modeling Kit, which consists of SerDes libraries for SystemVue plus automatic IBIS AMI model generation.
Data Sheet 2012-05-21 |
PDF
672 KB
|
Enroll in myAgilent
Register Your Product
Why Buy Agilent