Contact an Expert

High-Speed Digital

This content requires a browser with JavaScript enabled and the Adobe Flash Player.

Get Flash 

In digital standards, every generational change puts new risks in your path. We see it firsthand when creating our products and working with engineers like you. Agilent’s solution set for high-speed digital test is a combination of instrumentation and broad expertise built on our ongoing involvement with industry experts. By sharing our latest experiences, we can help anticipate challenges and accelerate your ability to create products you’ll be proud of. Agilent - achieve your best design.

Navigate the entire design cycle

Explore this web site for solutions within all four stages of the design cycle as well as the crucial—and integral—field of signal integrity analysis.

Explore YouTube Videos 

What's New

Related Links

Refine the List

By Application

By Type of Content

By Product Category

51-74 of 74

Sort:
Overcoming Return-Path-Discontinuity in DDR3 and GDDR5 Memory-Controller Packages 
A day in the life of a Memory Architect.

Seminar Materials 2011-10-24

PDF PDF 1.86 MB
PCI Express 3.0 Compliance - Successfully Navigating the Standard Webcast 
Original broadcast May 7, 2013

Webcast - recorded

 
PCI Express 3.0 How to pass receiver compliance test for add-in cards and motherboards - webcast 
Original broadcast October 27, 2011

Webcast - recorded

 
PCI Express(R) 3.0 Strategies for Transmitter and Receiver Validation 
Originally broadcast Feb 10, 2011

Webcast - recorded

 
Physical Layer Test Challenges and Solutions for MIPI Interfaces Webcast 
Original broadcast January 30, 2013

Webcast - recorded

 
Practical Guide to Making Advanced Jitter Measurements 
Original broadcast September 19, 2012

Webcast - recorded

 
See the Future of High-Performance Real-Time Oscilloscopes 
Original broadcast Apr 11, 2012

Webcast - recorded

 
Signal Integrity Design Using Channel Simulation and EM Co-design 
The materials in this self-guided workshop will show you the “what if” design space exploration workflow that our new statistical eye diagram channel simulator enables

Seminar Materials 2010-04-21

 
Signal Integrity eSeminar Series Q&A: Being Successful with Fully Buffered DIMM (FBD) Designs 
The following Questions and Answers were created from the live eSeminar broadcast of January 25, 2005. You can view the archived eSeminar by going to

Seminar Materials 2005-01-25

PDF PDF 60 KB
Signal Integrity: Include Post-layout PCB Artwork into your Eye Diagram and BER Contour Simulation 
Originally broadcast May 5, 2010. Part of the Series: Signal Integrity for High Speed Digital Interconnects.

Webcast - recorded

 
Solving Real World Jitter Problems for High-Speed Communications eSeminar FAQs 
FAQs from the eSeminar

Seminar Materials 2006-05-11

PDF PDF 53 KB
Successful High Speed Digital Design with ADS, EMPro, and SystemVue 
The materials in this self-guided workshop will show you the latest high speed digital capabilites in ADS 2011.

Seminar Materials 2011-09-29

 
SuperSpeed USB 3.0 Validation and Compliance Testing Challenges 
Originally broadcast May 18, 2011;

Webcast - recorded

 
TDR vs. VNA Interconnect Characterization eSeminar FAQs 
FAQs from the eSeminar

Seminar Materials 2006-05-11

PDF PDF 18 KB
Testing Receiver Jitter Tolerance eSeminar FAQs 
Testing Receiver Jitter Tolerance eSeminar FAQs

Seminar Materials 2006-06-14

PDF PDF 50 KB
The Right Scope Probes Deliver Results 
Originally broadcast Feb. 22, 2011

Webcast - recorded

 
Tips to Debugging DDR 1, 2 and 3 Physical and Protocol Layer Issues webcast 

Training Materials 2009-01-06

 
Understanding Cross Modulation Effects in a Full Duplex LTE Transceiver 
Originally broadcast July 22, 2010

Webcast - recorded

 
Understanding DDR4 AC Timing Parametrics Webcast 
Original broadcast March 20, 2013

Webcast - recorded

 
USB 3.0 Physical Layer Test Challenges: Gen3 and Beyond Webcast 
Live broadcast June 13, 2013; 10am Pacific / 1pm Eastern

Webcast

 
Using IBIS AMI Models as ‘Executable Data sheets’ in High Speed Digital Interconnect Simulations 
Originally broadcast Sept 9, 2010. Part of the Series: Signal Integrity for High Speed Digital Interconnects.

Webcast - recorded

 
View the recorded webcast - Be ready for the next generation HDMI standard 
Be ready for the next generation HDMI standard

Training Materials 2011-11-08

 
What on Earth is Jitter Amplification, and Why Should I Care Webcast 
Original broadcast April 9, 2013

Webcast - recorded

 
Why Do Measurement-based Channel Modeling? 
Adobe .pdf of the paper presented at the High-Speed Digital Seminar, Ensuring MultiGigabit Design Success

Seminar Materials 2008-01-20

PDF PDF 3.62 MB

Previous 1 2 3