PCI Express 설계 및 테스트
2.5 Gb/s로 작동하는 PCI Express 버전 1.x는 컴퓨터 시스템에서 일반적으로 발견되는 PCI 인터페이스를 통해 주요 성능 향상을 제공합니다. 버전 2.0은 데이터 속도를 5 Gb/s로 배가시키고 기술 능력을 확장시킵니다. 현재, 버전 3.0은 8 Gb/s의 작동 속도로 초안 제작 중입니다. 규격 및 적합성 테스트는 PCI-SIG(PCI Special Interest Group)에 의해 정의됩니다.
애질런트는 PCI-SIG의 주요 회원사로서 워크샵과 규격 문제에 지속적으로 참여해오고 있습니다. 여기서 찾아볼 수 있는 이러한 리소스들을 통해 PCI Express 설계에 대한 개요를 제공하고 최신 측정 기법에 대해 이해하고 설계 및 디버그 방법에 대해 살펴볼 수 있습니다.
PCI Express, PCIe 및 PCI-SIG는 각각 PCI-SIG의 등록 상표 및 상표입니다.
상세분류 제거1-18 / 18
|
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test
Agilent Method of Implementation (MOI) for PCI Express 3.0 PCB Differential Trace Impedance Test Using Agilent E5071C ENA Network Analyzer Option TDR
어플리케이션 노트 2012-10-16 |
PDF
1.62 MB
|
|
Crossing the Digital-Analog Divide - White Paper
This white paper helps to better understand how to cope with the physical nature of signals that we might prefer to think of as bits, nibbles and bytes, let's start with an ideal digital waveform.
어플리케이션 노트 2012-05-02 |
PDF
6.46 MB
|
|
How to Pass Receiver Test According to PCI Express® 3.0 CEM Specification
This paper provides insight into the calibration method and tests, as well as the tools available. The biggest change between PCIe 2.x and rev. 3.0 is that RX test on cards will now be normative.
어플리케이션 노트 2011-11-30 |
PDF
3.22 MB
|
|
PCI Express Transmitter Electrical Validation and Compliance Testing - Application Note
This application note is intended for digital designers and developers validating electrical
performance of PCI Express-based designs and working toward electrical compliance of PCI Express products.
어플리케이션 노트 2011-10-28 |
PDF
1.01 MB
|
|
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
어플리케이션 노트 2011-09-01 |
PDF
2.20 MB
|
|
Accurate Calibration of Receiver Stress Test Signals for PCI Express® Rev. 3.0
This paper describes the calibration of the receiver-stress signal according to the base specification of PCIe3. The calibration of the RX test signal is different from PCIe 2.0.
어플리케이션 노트 2011-06-22 |
PDF
4.82 MB
|
|
Strategies for Debugging Serial Bus Systems with Infiniium Oscilloscopes
This application note discusses the challenges associated with and new solutions for debugging serial bus designs including PCI-Express Generation 1, Inter Integrated Circuit (I2C), Serial Peripheral Interface (SPI), or Universal Serial Bus (USB)
어플리케이션 노트 2009-06-01 |
|
|
Forward Clocking - Receiver (RX) Jitter Tolerance Test with J-BERT N4903B High-P
This document describes the requirements for forward clocking topology RX Jitter tolerance testing.
어플리케이션 노트 2009-03-24 |
PDF
606 KB
|
|
PCI Express® Revision 2 - Receiver Testing With J-BERT N4903A and 81150A Pulse
어플리케이션 노트 2008-12-03 |
PDF
1000 KB
|
|
Upgrade to PCI Express 2.0© Receiver Test
The 15431A is a filter set for the 81150A. It generates the random jitter profile for testing PCI Express 2.0 receivers, to be used in conjunction with the N4903A. This fact sheet explains the upgrade.
어플리케이션 노트 2008-10-24 |
PDF
348 KB
|
|
Benefits of using PCI Express 2.0.
An overview of the main features and benefits of using PCI Express 2.0
어플리케이션 노트 2008-10-17 |
PDF
764 KB
|
|
Precision Waveform Analysis for High-Speed Digital Communications Technical Overview
his document will discuss the Agilent 86108A precision waveform analyzer plug-in module with the Agilent 86100C DCA-J sampling oscilloscope mainframe for accurate analysis of high-speed digital communications signals.
어플리케이션 노트 2008-04-17 |
|
|
Integrated Debugging-A New Approach to Troubleshooting Your Designs with Real-Time Oscilloscopes
Traditional debugging can be time consuming and inefficient. With Agilent Infiniium oscilloscopes,
“integrated debugging” is a reality, and it leads you directly to the root cause of problems.
어플리케이션 노트 2008-01-30 |
PDF
1.17 MB
|
|
PCI Express Performance Measurements
The serial point-to-point PCI Express technology supports up to 4 GB/s bandwidth per direction.
어플리케이션 노트 2006-09-15 |
PDF
656 KB
|
|
Automated PCI Express Receiver Compliance Test and Characterization with N5990A
This product note shows how to use the test automation software platform to verify and debug your PCI Express bus designs. As an example, a multi-lane add-in card is used.
어플리케이션 노트 2006-08-29 |
PDF
444 KB
|
|
PCIe Revision 2 Receiver Jitter Tolerance Testing with J-BERT N4903B
This document focuses on physical layer testing of the transmitter (TX) and receiver (RX) ports of PCI EXPRESS® (PCIe) devices.
어플리케이션 노트 2006-01-30 |
|
|
PCI Express Receiver Design Validation Test with 81134A / 81250A
Describes functional validation and compliance and stress tests for PCI Express receiver design
어플리케이션 노트 2005-03-18 |
PDF
2.01 MB
|
|
Differential S-parameter Measurements of PCI Express Connectors(AN 1463-3)
Frequency domain differential S-parameter measurements are becoming important for the components used in the latest high-speed digital communication technologies such as Gigabit Ethernet, Infiniband, PCI Express, and so on.
어플리케이션 노트 2003-07-25 |
myAgilent에 등록
제품 등록
왜 애질런트 일까요?