PCIe 2.0/3.0, PCI Express® Design & Test Information Resource Center
Peripheral Component Interconnect Express, officially abbreviated as PCIe® or PCI Express®, is a computer expansion bus standard designed to replace the older bus standards such as PCI.
PCIe 2.0 doubles the transfer rate of PCIe 1.0 to 5 GT/s and the per-lane throughput rises from 250 MB/s to 500 MB/s.
PCIe 3.0 has a 8 GT/s bit rate which is backward compatible with PCIe 2.0 and effectively delivers double the PCIe 2.0 bandwidth.
Regardless of the PCIe generation design challenges you are facing, Agilent offers a complete solution set from electrical to protocol. Work with Agilent and achieve your best design.
See Measurement Solution Examples: PCIe 3.0 Transmitter Test PCIe 3.0 Receiver Test
1-4 of 4
|
Physical Layer design challenges for PCI Express® 3.0 and 2.0 designs
You will learn advanced techniques for PCI Express phy-layer validation covering the latest PCIe 3.0 specification requirements as well as practical extensions to PCIe 2.0 and 1.1 designs. This seminar analyzes transmitter and receiver performance.
Webcast - recorded |
|
|
PCI Express 3.0 How to pass receiver compliance test for add-in cards and motherboards - webcast
Original broadcast October 27, 2011
Webcast - recorded |
|
|
PCI Express 3.0 Receiver test of ASICs- how to face this challenge - webcast
When PCIe 3.0 was generated, it was a goal to re-use the existing passive infrastructure - the channels. With nearly double the signal rate (8Gb/s vs. 5Gb/s), the error free transmission now heavily depends on the RX. Therefore it is now normati...
Webcast - recorded |
|
|
PCIe™ 3.0 Receiver Testing: How to Generate the Test Set-up and Calibrate the Stressed Eye
Originally broadcast October 12, 2010
Webcast - recorded |
Enroll in myAgilent
Register Your Product
Why Buy Agilent