Analyze, Validate and Debug High Speed Memory
1 Hour | Webcast - recorded | Where & When
This web seminar will demonstrate techniques and solutions for performing turn-on, interoperability, validation and compliance testing of high data rate DDR3 memory based products. Explore case study examples covering debugging of intermittent initialization, functional validation, and cross triggering to gain faster and more complete understanding of memory issues. Learn about time saving bus level signal integrity insight and how to setup triggers on specific events of interest to capture traces that help you see and understand problems in your DDR3 systems.
Who should attend:
This web seminar would be of interest to R&D Engineer, validation and systems integration teams performing turn-on, interoperability, validation and compliance testing of high data rate memory based products & Digital Design Engineers.
The presenter: Jennie Grosslight
Jennie Grosslight is the product manager of Agilent's digital debug solutions, where she is responsible for Agilent's logic analysis and compliance test tools for memory applications. Jennie has worked for more than 20 years at Hewlett Packard and Agilent Technologies in a variety of roles for both oscilloscopes and logic analyzers, including R&D engineer, technical marketing engineer, and product marketing.
Jennie has been focused on helping customers analyze and validate memory systems for the past 6 years. She has a degree in Electrical Engineering from the University of Colorado at Colorado Springs.
Related product information:
Where & When
|Price||Location||For more information|
|Free||At your desk||Register/View the recording of the live session|
Prices shown are list prices and are subject to change without notice.