聯絡安捷倫專家

Learn to Analyze, Validate and Debug High Speed DDR3 Memory

1   小時 | 網路廣播 -- 存檔 | 地點與時間

WHAT IS THE WEBCAST ABOUT
This Webcast will demonstrate techniques and solutions for performing turn-on, interoperability, validation and compliance testing of high data rate DDR3 memory based products. Explore case study examples covering debugging of intermittent initialization, functional validation, and cross triggering to gain faster and more complete understanding of memory issues. Learn about time saving bus level signal integrity insight and how to setup triggers on specific events of interest to capture traces that help you see and understand problems in your DDR3 systems.

WHO SHOULD VIEW THE WEBCAST
This webcast would be of interest to R&D Engineer, validation and systems integration teams performing turn-on, interoperability, validation and compliance testing of high data rate memory based products & Digital Design Engineers.
 

地點與時間

費用 地點 詳細資訊
免費 At Your PC Click here to view the recording of the Oct 4, 2011 broadcast 

上表所列為參考訂價,如有任何變更,恕不另行通知。