Sprechen Sie mit einem Experten
Technical Support
Test & Messtechnik
Refine the List
Alle detailierte Suchkriterien entfernen
Nach Applikation
-
Alle Applikationen
-
Digital Design & Interconnect Standards
- High-Speed Digital (22)
- DDR Memory (1)
- DisplayPort (4)
- Ethernet (1)
- Fibre Channel (1)
- HDMI (3)
- PCI Express® (12)
- Serial ATA (SATA) (3)
- Serial Attached SCSI (SAS) (2)
- USB (2.0/3.0/Wireless) (4)
-
Digital Design & Interconnect Standards
By Type of Content
Nach Produkt Kategorie
-
Alle Produkt Kategorien
-
Generators, Sources, Supplies
-
Pulse Generator Products
- 81110A Pulse Pattern Generator, 165/330 MHz (1)
- 81130A Pulse Data Generator, 400/660 MHz and 1.32 Gb/s (2)
- 81133A Pulse Pattern Generator, 3.35 GHz, single channel (5)
- 81134A Pulse Pattern Generator, 3.35 GHz, dual-channel (7)
- 81150A Pulse Function Arbitrary Noise Generator (3)
- N4903B J-BERT high-performance serial BERT up to 7 Gb/s and 12.5 Gb/s with complete jitter tolerance (17)
-
Pulse Generator Products
-
Generators, Sources, Supplies
1-25 of 29
|
USB 2.0 Compliance Testing with Infiniium Oscilloscopes - Application Note
This Application Note discusses the Agilent solution for the USB 2.0 test suite. The Agilent solution is the only one-box solution that uses the official USB-IF scripts for precompliance ans compliance testing.
Application Note 2013-05-10 |
|
|
J-BERT N4903B High-Performance Serial BERT - Data Sheet Version 1.3
This data sheet documents the capabilities of the N4906B, Agilent's high-performance serial BERT for R&D characterization compliance testing and for manufacturing volume ramp testing.
Data Sheet 2013-04-10 |
|
|
PCI Express Design and Test - From Electrical to Protocol
Agilent's PCI EXPRESS® brochure will explain basic differences between Gen1, Gen2, and Gen3 as well as the full breadth of Agilent's PCIe solutions.
Brochure 2012-01-17 |
|
|
How to Pass Receiver Test According to PCI Express® 3.0 CEM Specification
This paper provides insight into the calibration method and tests, as well as the tools available. The biggest change between PCIe 2.x and rev. 3.0 is that RX test on cards will now be normative.
Application Note 2011-11-30 |
|
|
PCI Express Transmitter Electrical Validation and Compliance Testing - Application Note
This application note is intended for digital designers and developers validating electrical
performance of PCI Express-based designs and working toward electrical compliance of PCI Express products.
Application Note 2011-10-28 |
|
|
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
Advanced Techniques for PCIe 3.0 Receiver Testing-Paper
Application Note 2011-09-01 |
|
|
Accurate Calibration of Receiver Stress Test Signals for PCI Express® Rev. 3.0
This paper describes the calibration of the receiver-stress signal according to the base specification of PCIe3. The calibration of the RX test signal is different from PCIe 2.0.
Application Note 2011-06-22 |
|
|
N4916B De-emphasis Signal Converter Data Sheet
The N4916B de-emphasis signal converter enables R&D and test engineers to accurately characterize gigabit serial ports and channels. The clock doubler option is needed to analyze half-rate clock devices.
Data Sheet 2011-04-13 |
|
|
HDMI and DisplayPort Design and Test - A Better Way Brochure
Brochure covering Agilent's HDMI and Displayport test solutions portfolio and applications, discussing measurement challenges and showing how the test solutions and services address these.
Brochure 2010-05-20 |
|
|
Serial ATA Design and Test - A better way
Agilent's SATA test solutions portfolio and applications, discussing measurement challenges and showing how the test solutions and services address these.
Brochure 2009-12-08 |
|
|
Forward Clocking - Receiver (RX) Jitter Tolerance Test with J-BERT N4903B High-P
This document describes the requirements for forward clocking topology RX Jitter tolerance testing.
Application Note 2009-03-24 |
|
|
PCI Express® Revision 2 - Receiver Testing With J-BERT N4903A and 81150A Pulse
Application Note 2008-12-03 |
|
|
Upgrade to PCI Express 2.0© Receiver Test
The 15431A is a filter set for the 81150A. It generates the random jitter profile for testing PCI Express 2.0 receivers, to be used in conjunction with the N4903A. This fact sheet explains the upgrade.
Application Note 2008-10-24 |
|
|
Method of Implementation (MOI) for DisplayPort Sink Compliance Test
Method of Implementation (MOI) for DisplayPort Sink Compliance Test
Application Note 2008-08-18 |
|
|
Jitter Solutions for Telecom, Enterprise, and Digital Designs
Complete solutions for characterization and test of jitter in high-speed digital transmission systems, high-speed I/O connections, and buses.
Brochure 2008-06-25 |
|
|
Measuring Jitter in Digital Systems (AN 1448-1)
Measuring jitter and how to calculate total jitter.
Application Note 2008-01-30 |
|
|
Using Receiver Tolerance Testing to Assess the Performance of High-Speed Devices
Using Receiver Tolerance Testing to Assess the Performance of High-Speed Devices
Application Note 2007-06-19 |
|
|
Automated USB 2.0 Receiver Compliance Test and Characterization with the Agilent N5990A
Automated USB 2.0 Receiver Compliance Test and Characterization with the Agilent N5990A Software Platform: 8 pages
Application Note 2007-01-31 |
|
|
BERT Application Brochure
Answers for your multi-gigabit test challenges
Brochure 2007-01-15 |
|
|
Simulation of Jittering Synchronization Signals for Video Interfaces (PN 4)
This Product Note shows how Research and Development engineers use pulse generators of the Agilent 81100 Family for the development of interfaces ...
Application Note 2006-12-12 |
|
|
Calibrated Jitter, Jitter Tolerance Test and Jitter Laboratory with the Agilent J-BERT N4903A
This application note describes the N4903A BERT characterization solution for emerging serial gigabit devices: it helps engineers make quick and accurate jitter tolerance tests, which have been complicated and hard to do in the past.
Application Note 2006-07-18 |
|
|
Mastering Jitter in Serial Gigabit Designs
Mastering Jitter in Serial Gigabit Designs
Promotional Materials 2006-06-22 |
|
|
PCIe Revision 2 Receiver Jitter Tolerance Testing with J-BERT N4903B
This document focuses on physical layer testing of the transmitter (TX) and receiver (RX) ports of PCI EXPRESS® (PCIe) devices.
Application Note 2006-01-30 |
|
|
Eye Characterization on Idle and Framed Data Traffic: the Bit Recovery Mode
Traditionally, bit error rate testing compares the bits from a Device Under Test (DUT) against a reference data set, called the expected data. The user of Bit Error Ratio Tester (BERT) has to provide this expected data and load it into the tester.
Application Note 2005-09-21 |
|
|
Fast Total Jitter Test Solution
This application note compares different total jitter measurement and extrapolation techniques to the Fast Total Jitter Measurement
Application Note 2005-08-29 |
|
