|
|
PDF
1.86 MB
|
2004 Advanced RFIC Design Seminar - Austriamicrosystems
A Technical Presentation on using the Frequency Domain Simulation Technology to design a 1.7GHZ VCO; implemeted on AustriaMicrosystems' 0.35μm HBT BiCMOS Process.
|
2004-04-01
|
Presentación para seminario
|
|
|
|
PDF
1.28 MB
|
Accurate Modeling of Spiral Inductors on Silicon using Planar EM Simulation
Agilent EEsof RFIC Seminar (2004) presentation on Accurate Modeling of Spiral Inductors on Silicon from within Cadence Virtuoso using Planar EM Simulation.
|
2004-04-01
|
Presentación para seminario
|
|
|
|
|
Agilent EEsof EDA Customer Education and Services
Brief overview of Agilent EEsof EDA Customer Education and Services.
|
2009-01-22
|
Material de formación
|
|
|
|
PDF
958 KB
|
Integrated CMOS Power Amplifier for GSM/GPRS Mobile Handsets - AXIOM Presentation
A Presentation by Rahul Magoon (AXIOM Microdevices) presents the Industry’s first fully Integrated CMOS Power Amplifier for GSM/GPRS Mobile Handsets.
|
2007-07-24
|
Presentación para seminario
|
|
|
|
PDF
1.25 MB
|
Presentation on 1.6-mW LC-tuned VCO Design for 2.4GHz in 0.18-um RF CMOS Technology
This Presentation presents the specification, design layout and measurements of a 2.5-GHz low-power LC-tuned oscillator designed in a 0.18um CMOS technology.
|
2002-03-01
|
Presentación para seminario
|
|
|
|
PDF
883 KB
|
Presentation on Modeling of Integrated VCO Resonators using Momentum
This presentation presented by Martin P Wilson (Principal RF IC Designer March, 2002) demonstrates modeling of integrated VCO resonators using Momentum.
|
2002-03-01
|
Presentación para seminario
|
|
|
|
PDF
2.11 MB
|
Presentation on Yield Analysis of a Full Transceiver
The presentation examines the practical verification and design for the yield analysis of a full transceiver.
|
2007-07-01
|
Presentación para seminario
|
|
|
|
PDF
1.58 MB
|
Speed of the Top-down design Methodology combined with the Silicon Accuracy
A Joint presentation on Cadence and Agilent's RF/MS Design Solutions to help reduce risk, development time and costs, by providing accurate RFIC bottom-up verification.
|
2004-04-01
|
Presentación para seminario
|
|
