|
|
PDF
408 KB
|
Choosing a Grid for EMPOWER Simulation
This Application Note explains techniques for ensuring successful electromagnetic simulation with EMPOWER.
|
2001-11-16
|
Application Note
|
|
|
|
PDF
1.22 MB
|
Design and Measurement of a 400 MHz Frequency Synthesizer: Accuracy Proof
This Application Note explains the 400 MHz PLL design with examples and hence giving the engineer a powerful effective tool for designing real PLLs.
|
2001-11-01
|
Application Note
|
|
|
|
PDF
893 KB
|
Designing w/The HMC414MS8G PA Utilizing Low Cost Laminated Printed Circuit Board
This Application Note presents Hittite power amplifier (HMC414MS8G PA) design utilizing a low cost laminated printed circuit board.
|
2003-02-05
|
Application Note
|
|
|
|
PDF
497 KB
|
Designing with Piezoelectric Devices
This Application Note illustrates the modeling and simulation of circuits that employ piezoelectric devices.
|
2002-09-01
|
Application Note
|
|
|
|
PDF
4.23 MB
|
Electrical to Physical with Advanced TLINE
This Application Note explains the popular TLINE program integration into the schematic capture program. Schematics are changed: microstrip to stripline, coplanar waveguide, or other physical process.
|
2002-01-25
|
Application Note
|
|
|
|
PDF
344 KB
|
High IP3 Mixers for Cellular Applications
An Application Note focusing on Hittite high IP3 mixer for cellular applications.
|
2004-05-25
|
Application Note
|
|
|
|
|
Large-Signal LDMOS Model Simulation Using Agilent Genesys
This application note guides the user through simulation of DC IV, S-parameters and swept power data of an LDMOS transistor (NEC NE5511279A) using Agilent Genesys software.
|
2008-08-21
|
Application Note
|
|
|
|
PDF
480 KB
|
Modelithics R, L, C Models: Getting It Right the First Time
This Application Note illustrates the new addition to the Genesys suite and also presents comparison of simulations of currently available models to the new Modelithics models.
|
2003-03-01
|
Application Note
|
|
|
|
PDF
359 KB
|
Nonlinear Modeling of Step Recovery Diodes using Verilog-A
This Application Note details the implementation of a step recovery diode using Verilog- A as defined by Zhang and Raissanen in a New Model of Step Recovery Diode for CAD.
|
2004-05-01
|
Application Note
|
|
|
|
PDF
327 KB
|
RF Architecture Engineering and Optimization using CAD
This AN presents the need for RF architecture tools and shows through actual software e.g. how we can use this tool to improve the design process by reducing unnecessary costs and design iterations.
|
2003-01-02
|
Application Note
|
|
|
|
PDF
863 KB
|
Simulating a GaAs FET Power Amplifier with Genesys
This Application Note illustrates the power and breadth of Genesys when applied to a one watt GaAs FET power amplifier circuit.
|
2002-03-01
|
Application Note
|
|
|
|
PDF
478 KB
|
The 2001 CAD Benchmark Rat-Race Mixer Characterisation
This AN highlights the benchmark specifications submitted to CAD vendors by Microwave Engineering Europe Magazine and also details Eagleware’s submitted simulations to Microwave Engineering Europe.
|
2001-10-01
|
Application Note
|
|
|
|
PDF
456 KB
|
To Design Power Amplifiers using Genesys
This Application Note illustrates a systematic design flow for a medium Power Amplifier using the extensive capabilities available in the Genesys suite of tools.
|
2003-08-01
|
Application Note
|
|
|
|
PDF
255 KB
|
To Generate Pull Load Data using Genesys
An Application Note on the use of Genesys in generating the Load Pull Data. Genesys is capable of generating load pull analysis for a wide range of circuits of importance to RF/Microwave Engineers.
|
2004-11-01
|
Application Note
|
|
|
|
PDF
1.26 MB
|
Two-stage LNA for 5-6 GHz Applications using SiGe BFP640 transistor
This Application Note presents A low-cost, two-stage, low noise amplifier for 5 GHz to 6 GHz applications using the silicon-germanium BFP640 transistor.
|
2003-11-01
|
Application Note
|
|
|
|
PDF
516 KB
|
Understanding Reference Planes for Device Packages
This Application Note illustrates the effects of plane shifts and techniques available within the Genesys environment for defining the reference planes of a device footprint in a circuit.
|
2002-12-01
|
Application Note
|
|
